



Verison of this Report

Version	Date	Updates	Author
V0	2025/11/8 16:19	Working	Kurnal
V0.1	2025/11/24 18:32	Finish CI Ultra	Kurnal
VI	2025/12/1 01:38	Finish all	Kurnal



This Report is made From @Kurnal  
Copyright @Kurnal

BiliBili: @Kurnal


X: @Kurnalsalts

WeChat: KurnalWeChat


@KURNAL  
SAMPLE

# Package analyze


MediaTek Dimensity 9500



Package Frontside



Package Backside



Package Frontside

MEDIATEK  
ARM

MT6993Z

Part number

2521XXXXXXXX

Made/Package in 2025 week 21


XXXXXXXX

Random code

XXXXXXX

Function code

Trace code




Package Type: HB MUFPOP  
Package size: 16.40mm x 14.00mm  
Package thickness: 0.455mm  
Ball Pitch: 0.35mm

Package Frontside


# Decaped

MediaTek Dimensity 9500




Package Frontside

Decaped



Metal Layers Pics



Metal Layers Pics

Die size: 140.57mm<sup>2</sup>  
Die Thickness: 200um




Die Mark : 22 FEB 2025

BHJ11471B






Tap Out or Freeze date

Some Code




Die size: 140.57mm<sup>2</sup>  
Die Per Wafer: 458  
Die Per Mask: 6:1





Metal Layers Pics

Delayer




Die Shot



# Transister number

MediaTek Dimensity 9500

# Transister number




Die Shot



Chip Technology: TSMC N3P  
Transister Number: 30Billion ?






The Dimensity 9500 has **only 3.09%** more transistors than the Dimensity 9400.

	Transister number
D9500	30 Billion
D9400	29.1 Billion
D9300	22.7 Billion

# Transister number



TSMC N3	2-1 Ultra HD lib	2-2 HD lib	3-2 HP lib
Cell H	143	169	195
Gate Pitch	48	48/54	54
Density	214.7	181.67/161.48	157.44

Clearly, the Dimensity 9400's transistor density last year exceeded the **highest** density of this process (TSMC N3).

	Million Transister /mm2
D9500	213.41
D9400	230.47
D9300	161.73


TSMC N3

TSMC N4



# Transister number

TSMC N3	2-1 Ultra HD lib	2-2 HD lib	3-2 HP lib	
Density	214.7	181.67/161.48	157.44	
size	78.375mm <sup>2</sup>	47.385mm <sup>2</sup>	non	136.1mm <sup>2</sup>
Trs Number	16,827	10,486.9	non	27.3Billions



Die Shot




- 3-2: none
- 2-2: CPU,NPU,GPU, IO
- 2-1: another side

Calculations suggest that the Dimensity 9500 contains an estimated **27 billion transistors.**



# On chip analyze-CPU


MediaTek Dimensity 9500

# On chip analyze-CPU




1x C1 Ultra @4.21Ghz L2 2MiB  
 3x C1 Prem @3.5Ghz L2 1MiB  
 4x C1 Pro @2.7Ghz L2 512KiB  
 L3 16MiB SLC 10MiB





D9500 CPU Cluster

CPU Cluster size: 28.75mm<sup>2</sup>




D9400 CPU Cluster

CPU Cluster size: 21.42mm<sup>2</sup>

Bigger than 34.22%






CPU Cluster size: 28.75mm<sup>2</sup>



640KiB Cache

4 Core = 2.91mm<sup>2</sup>


Maybe those are SME?



D9500 CPU Cluster

CPU Cluster size: **25.84mm<sup>2</sup>**



CPU % in SoC size



CPU Percent in chip: **18.38%**


# On chip analyze-CPU

C1-Ultra




C1 Ultra

Core size:3.259mm<sup>2</sup>



C1 Ultra @D9500

Core size:3.259mm<sup>2</sup>




X925 @D9400

Core size:3.335mm<sup>2</sup>


Smaller than **2.27%**





X925 @D9400

TSMC N3  
3-2Fin




**N3E 3-2 Fin**

- 0.85X Area
- +33% Speed
- -12% Energy



C1 Ultra @D9500

TSMC N3  
2-2Fin



**N3E 2-2 Fin**

- 0.72X Area
- +23% Speed
- -22% Energy




CI Ultra @D9500

TSMC N3	2-1 Ultra HD lib	2-2 HD lib	3-2 HP lib
Cell H	143	169	195
Gate Pitch	48	48/54	54
Density	214.7	<b>181.67</b> /161.48	157.44

The CI Ultra is estimated to have **555** million transistors.

**N3E 2-2 Fin**

- **0.72X Area**
- **+23% Speed**
- **-22% Energy**



X925 @D9400

TSMC N3	2-1 Ultra HD lib	2-2 HD lib	3-2 HP lib
Cell H	143	169	195
Gate Pitch	48	48/54	54
Density	214.7	181.67/161.48	157.44

**N3E 2-2 Fin**

- 0.72X Area
- +23% Speed
- -22% Energy


The CI Ultra is estimated to have **464** million transistors.



C1 Ultra @D9500

Core size:3.259mm<sup>2</sup>

Core Trans:555Million




X925 @D9400

Core size:3.335mm<sup>2</sup>

Core Trans:464Million


Smaller than **2.27%**

Bigger than **19.61%**



C1 Ultra @D9500

Same 2MiByte L2 Cache




X925 @D9400



C1 Ultra @D9500

New Power Gate

Smaller  
48.58%




X925 @D9400

0.2mm<sup>2</sup>

0.389mm<sup>2</sup>

# On chip analyze-CPU

C1-Prem




Core size: 1.91mm<sup>2</sup>



CI Prem @D9500

Core size: 1.91mm<sup>2</sup>



X4m @D9400


Core size: 1.687mm<sup>2</sup>


New Power Gate

Same L2 1MiByte

# On chip analyze-CPU

C1-Pro





CI Pro @D9500

Core size:1.131mm<sup>2</sup>


Same L2 512KiB



A720 @D9400


Core size:0.976mm<sup>2</sup>

Bigger than 15.88%



CI Pro @D9500

Used Perimeter Power Routing



Power Grid



A720 @D9400


Used Power Stripe Distribution

# On chip analyze-GPU

G1 Ultra



# On chip analyze-GPU




Mali GIUltra MPI2@D9500

GPU size: 24.232mm<sup>2</sup>  
 GPU Per Die : 17.24%


Bigger than 10.35%

Similar



Mali G925 MPI2@D9500


GPU size: 21.959mm<sup>2</sup>  
 GPU Per Die: 17.39%



Mali G1Ultra MP12@D9500


Have 2MiByte L2 Cache






Mali G1Ultra MP12@D9500


Mali G1Ultra Core @D9500




Mali G1Ultra Core @D9500



Core size: 1.55mm<sup>2</sup>



Mali G925 @D9400



Core size: 1.385mm<sup>2</sup>

New Ray Tracing

Bigger than 11.91%



Mali G1Ultra Core @D9500



Core size: 1.55mm<sup>2</sup>


Transister Nb: 282Million

Same TSMC 2-I Fin

Bigger than 11.91%



Mali G925 @D9400



Core size: 1.385mm<sup>2</sup>


Transister Nb: 252Million

It uses the same TSMC N3 node 2-I library, so its transistor count and area are increased by 11.91%.

# On chip analyze-NPU

NPU 990






12.595mm<sup>2</sup>


NPU990 @D9500

Bigger than 20.9%




10.414mm<sup>2</sup>

APU890 @D9400




NPU990 @D9500


NPU L2 Cache  
Both 4MiByte



APU890 @D9400




NPU990 @D9500



4x MDLA  
Mediatek  
Deep  
Learning  
Accelerator




2x MVPU  
Mediatek  
Vision  
Processing  
Unit



NPU990 MDLA @D9500


MDLA Cache 1MiByte



APU890 MDLA @D9400


MDLA Cache 512KiByte?

Bigger than 100%



NPU990 MDLA @D9500


6Cu Vector  
Core size: 1.811mm<sup>2</sup>



APU890 MDLA @D9400


2Cu Vector  
Core size: 1.08mm<sup>2</sup>

Bigger than 67.68%



NPU990 MVPU @D9500


Core size:0.62mm<sup>2</sup>



APU890 MVPU @D9400


Core size:0.908mm<sup>2</sup>

Small than 31.7%



NPU990 MVPU @D9500

MVPU Cache 512KiB



APU890 MVPU @D9400

MVPU Cache 512KiB

Same VPU Cache

