




# Huawei Kun Peng 930

Chip and Semi process  
analyze

V1.1



@Kurnal



Version	Date	Updates	Author
V0	2025/08/08 16:33	Working	Kurnal
V1	2025/08/22 0:43	Finish	Kurnal
V1.1	2025/08/23 22:32	Cut code	Kurnal
Q2-B站工坊			

This report is not for commercial use



This Report is made From @Kurnal  
Copyright @Kurnal

BiliBili: @Kurnal


X: @Kurnalsalts

WeChat: KurnalWeChat


This report is not for commercial use

# PCB Analyze

Kun Peng 930




KunPeng930 PCB Topside View





KunPeng930 PCB Backside View




PCB Name: **BC83AMDA**  
**VER.B**



PCB SN? **ML2439**




PCB QR Code




KunPeng930 PCB Topside View

PCB made/density? in Year 2024 Week 39




Made on Year 2024 Week 39  
PCB No.194

PCB Made By 方正(FounderTech)  
E164671 4M: ZhuHai Founder Tech



KunPeng930 PCB Backside View





Have SMT


None SMT

This PCB is only half-filled with materials but it have full Pads so we can analyze the full socket on the motherboard.


Obviously this is a set of dual-CPU servers



Dual CPUs




Anlogic EF3L90CG400B  
FPGA



VMQ ES6927 XD5215  
DrMOS PMIC

? None data



新港海岸 NCS25D31  
PCIe Fan-out Buffer




宁波奥拉半导体 AU5325B  
4-Channel JACS



Huawei NAE12S20  
DC-DC Power SiP



Huawei NAM12S06  
DC-DC Power SiP





Huawei NAE12S17  
DC-DC Power SiP



芯源科技 MP2882A  
Multi-Phase Controller





VMQ ES6927 XD5215  
DrMOS PMIC




Make analyze and make sure that  
**Who make those DrMOS chips**

# PCB Socket Analyze

Kun Peng 930

# PCB Socket analyze




DIMM170(H)  
DIMM171(P)  
DIMM130(D)  
DIMM131(L)  
DIMM160(G)  
DIMM161(O)  
DIMM120(C)  
DIMM121(K)

DIMM101(I)  
DIMM100(A)  
DIMM141(M)  
DIMM140(E)  
DIMM111(J)  
DIMM110(B)  
DIMM151(N)  
DIMM150(F)

CPU2

Each CPU has 16 DDR5 Socket with 8 channels




The Socket have 288 pin cut in 75/76,219/220

And cant used with Consumer DDR5  
It is Servers DDR5




Each CPU have 6 Channel UBC  
UBC=Union Bus Connector




UBC6

UBC x1 = PCIE x8




Inter-board management interface between base board and expansion board

UBC Socket





Each CPU have 2 Channel UBCDD  
UBCDD=Union Bus Connector Double Density




1 UBCDD=PCIE X16


xFusion  
CN116107943A



# PCB Socket analyze




The Mother Board have 2 Power Socket




# Chip Package Analyze

Kun Peng 930

# Chip Package Analyze






KunPeng 930 Diemark





- Chip version number?
- Traceability code?

This is an Engineering Sample (**ES**),so Diemark cannot decode it.




The Package area is 4,495mm<sup>2</sup>

Have an HIS on the package surface and the area is 1,682.5mm<sup>2</sup>




The chip used the **Chiplet** and used the **resin** to mode filling



The area be used in die is: **816.925mm<sup>2</sup>**




KP930 have 2 type of die


2 IO Die on both sides  
and 2 CPU Die in the middle







KunPeng 920



KunPeng 930

KunPeng 920 have 2 type of die  
2 CPU Dies and 1 io Die

KunPeng 930 have 2 type of die  
2 CPU Dies and 2 io Dies


KP930 more than KP920 1 io Dies

And the KP930 both die were be new chip



Next Gen

# Chip Package Analyze-Decaped




Package size 58.00mm x 77.50mm

Package opening reveals

2 CPU dies


2 IO dies



CPU die

CPU Die x2

Die size: 23.47mm x 10.75mm




io die


IO Die x2

Die size: 6.41mm x 24.40mm

# io Die Analyze


Kun Peng 930





IO Die Length: 24.40mm  
IO Die Width: 6.41mm  
IO Die Thickness: 700um  
IO Die size: 156.404mm<sup>2</sup>  
Die Aspect Ratio: 3.8125:1

# io Die Analyze-Die Per Wafer






## io Die

Package size: 24.40mmx6.41mm

Die Per Wafer 400

Die Per Mask 5:1






On this IOD, there are a total of PCIE 48 lines  
And 2 sets of Die to Die interfaces



The full chip has 2 IODs,  
totaling PCIE 96 lines





On this motherboard each CPU has 2 x16 UBCDDs and 6 x8 UBCs, totaling 80 lines. The remaining PCIE x16 is wasted or used for interconnection.



The full chip has 2 IODs, totaling PCIE 96 lines



# KunPeng 920 iod vs KunPeng 930 iod



KunPeng 930

IO Die size:

156.404mm<sup>2</sup> x2

PCIE Channel:

x48

Full chip PCIE channel:

x96

KunPeng 920

IO Die size:

172.306mm<sup>2</sup>

PCIE Channel:



x68

Full chip PCIE channel:


x68

# CPU Die Analyze


Kun Peng 930



# CPU Die Analyze



CPU Die Length : 23.47mm  
CPU Die Width : 10.75mm  
CPU Die Thickness : 700um  
CPU Die size : 252.30mm<sup>2</sup>  
Die Aspect Ratio : 2.183:1





## CPU Die

Diesize: 23.47mmx10.75mm


Die Per Wafer 240

Die Per Mask 3:1







Layout



# CPU Die Analyze



CPU Core Nb 40  
CPU Cluster Nb 10  
CPU Core Per Cluster 4



Memory Channel Nb: 12

CPU L2 Cache 2MiB(Only)  
CPU L3 Cache 91MiB(40core shared)  
CPU Core Per L3 Cache 2.275MiB

# CPU Die Analyze


CPU Core

# CPU Die Analyze-CPU Cluster



KP930 CPU Cluster


Each CPU Die has 10 CPU clusters  
Each Cluster has 4 Taishan cores  
So each CPU Die have 40 CPU Cores  
And KunPeng 930 have 80 CPU Cores




KP930 CPU Cluster


Each CPU cluster has 4 CPU cores,  
but the Freq and Arch cannot be confirmed

CPU Cluster area: 10.77mm<sup>2</sup>






KP930 CPU Cluster




Inside the CPU cluster an ADPLL cluster has **four ADPLLs** for the **CPU cores** and **one ADPLL** for the entire cluster (caches, etc.).


This allows **per-core frequency scaling** within the CPU cluster.



KP930 CPU Cluster



KP930 CPU Core




I cannot confirm its detailed CPU Arch but it is suspected to be the new Taishan CPU core with FPU and 2MiB L2 Cache.

CPU Core area:	2.154mm <sup>2</sup>
CPU FPU area:	0.40mm <sup>2</sup>
CPU without L2 L/S area:	1.23mm <sup>2</sup>
CPU L2 Size:	2048KiB
CPU L2 area:	0.54mm <sup>2</sup> (0.27mm <sup>2</sup> x2)
CPU L2 Macro Density:	3,792.59KiB/mm <sup>2</sup>


# CPU Core VS

CPU Core VS



KunPeng 920

Next Gen KunPeng



KunPeng 930

CPU Core area: 1.437mm<sup>2</sup>  
 CPU FPU area: 0.16mm<sup>2</sup>  
 CPU without L2 L/S area: 0.865mm<sup>2</sup>

CPU L2 Size: 512KiB  
 CPU L2 area: 0.286mm<sup>2</sup>

CPU L2 Macro Density: 1,790.21KiB/mm<sup>2</sup>

CPU Core area: 2.154mm<sup>2</sup>  
 CPU FPU area: 0.40mm<sup>2</sup>  
 CPU without L2 L/S area: 1.23mm<sup>2</sup>

CPU L2 Size: 2048KiB  
 CPU L2 area: 0.54mm<sup>2</sup>(0.27mm<sup>2</sup> x2)

CPU L2 Macro Density: 3,792.59KiB/mm<sup>2</sup>

Double




# CPU Die Analyze

L2/L3 Cache SRAM Density




KP930 CPU Core



L3 Cache Sram Block

Size: 64KiB


0.0168mm<sup>2</sup>/64KiB  
3,809.52KiB/mm<sup>2</sup>



L3 Cache Sram Block


Size: 32KiB

0.008925mm<sup>2</sup>/32KiB  
3,585.43KiB/mm<sup>2</sup>




L3 Cache Sram Block

Size: 64KiB  
 0.0168mm<sup>2</sup>/64KiB  
**3,809.52KiB/mm<sup>2</sup>**



L3 Cache Sram Block



Size: 32KiB  
 0.008925mm<sup>2</sup>/32KiB  
**3,585.43KiB/mm<sup>2</sup>**



Sram bit cell by used: 5600um<sup>2</sup>  
 Proportion: 62.75%  
 Sram Bit cell Density: **0.02136um<sup>2</sup>/bit**

Sram bit cell by used: 11,200um<sup>2</sup>  
 Proportion: 66.67%  
 Sram Bit cell Density: **0.02136um<sup>2</sup>/bit**

# CPU Die SRAM Density-L3 Cache





L3 Cache Sram Block

Size: 64KiB


$0.015625\text{mm}^2/64\text{KiB}$   
4096KiB/mm<sup>2</sup>

In the KunPeng 930 CPU die  
Have 1456Block L3 Cache  
Each block size 64KiB  
So in totally, CPU Die have 91MiB L3 Cache

# CPU Die SRAM Density-L3 Cache



Sram Full area: 2.692mm<sup>2</sup>  
Sram Block Nb: 144  
Sram size: 9,216KiB  
Sram Macro Density: 3,423.48KiB/mm<sup>2</sup>



L3 Cache Sram Block

Size: 64KiB


0.015625mm<sup>2</sup>/64KiB

4096KiB/mm<sup>2</sup>

Sram bit cell by used: 12,100um<sup>2</sup>



Proportion: 77.44%

Sram Bit cell Density: 0.0231um<sup>2</sup>/bit




There have 2 types of L3 Tag cache  
One type are under the each CPU Cluster  
And another type are near the DDR5 PHY

# CPU Die SRAM Density-L3 Tag#1





Each CPU cluster has two L3 Tag #1 clusters, each 768KiB, for a total of 1.5MiB. A total of 15MiB of L3 Tag #1.



L3 Tag #1 (768KiB)

# CPU Die SRAM Density-L3 Tag#1




L3 Tag #1  
(768KiB)

Sram Full area: 0.44825mm<sup>2</sup>

Sram Block Nb: 24

Sram size: 768KiB

Sram Macro Density **1,713.33KiB/mm<sup>2</sup>**



L3 Tag #1 Sram Block

Size: 32KiB

0.012375mm<sup>2</sup>/32KiB


2,585.86KiB/mm<sup>2</sup>


Sram bit cell by used: 5,400µm<sup>2</sup>

Proportion: 43.64%

Sram Bit cell Density: 0.0206µm<sup>2</sup>/bit

# CPU Die SRAM Density-L3 Tag#2






L3 Tag #2 Sram Block

Size: 64KiB

0.019575mm<sup>2</sup>/64KiB

**3,269.47KiB/mm<sup>2</sup>**




L3 Tag #2 Sram Block

Size: 64KiB



0.019575mm<sup>2</sup>/64KiB  
3,269.47KiB/mm<sup>2</sup>

Sram bit cell by used: 11,124um<sup>2</sup>  
Proportion: 56.83%

Sram Bit cell Density: 0.02122um<sup>2</sup>/bit



CPU L2 Cache Block



CPU L3 Cache Block

CPU L2 Macro Density: **3,792.59KiB/mm<sup>2</sup>**


CPU L3 Macro Density: **3,423.48KiB/mm<sup>2</sup>**

CPU L2 SRAM Block area:  
 0.0168mm<sup>2</sup>/64KiB  
**3,809.52KiB/mm<sup>2</sup>**  
 0.00892mm<sup>2</sup>/32KiB  
**3,585.43KiB/mm<sup>2</sup>**


CPU L3 SRAM Block area:  
 0.015625mm<sup>2</sup>/64KiB  
**4096KiB/mm<sup>2</sup>**

CPU L2 SRAM Bit area: **0.02136um<sup>2</sup>/bit**  
 CPU L2 SRAM Block Density: **28Mbit/mm<sup>2</sup>**

CPU L3 SRAM Bit area: **0.0231um<sup>2</sup>/bit**  
 CPU L3 SRAM Block Density: **32Mb/mm<sup>2</sup>**



CPU L3 Tag Block #1



CPU L3 Tag Block #2

CPU L3 Tag Macro Density: 2,585.86KiB/mm<sup>2</sup>

CPU L3 Tag SRAM Block area: 0.012375mm<sup>2</sup>/32KiB  
2,585.86KiB/mm<sup>2</sup>


CPU L3 Tag SRAM Bit area: 0.0206um<sup>2</sup>/bit  
CPU L3 Tag SRAM Block Density: 20.2Mb/mm<sup>2</sup>

CPU L3 Tag Macro Density: 3,269.47KiB/mm<sup>2</sup>

CPU L3 Tag SRAM Block area: 0.019575mm<sup>2</sup>/64KiB  
3,269.47KiB/mm<sup>2</sup>

CPU L3 Tag SRAM Bit area: 0.02122um<sup>2</sup>/bit  
CPU L3 Tag SRAM Block Density: 25.52/mm<sup>2</sup>

## High Performance Cell(HPC)




CPU L2 Cache

0.02136um<sup>2</sup>/bit



CPU L3 Tag

0.0206um<sup>2</sup>/bit



0.02122um<sup>2</sup>/bit

HPC SRAM Density: 0.021um<sup>2</sup>/bit

HPC Macro Density: 28Mb/mm<sup>2</sup>

## High Density Cell(HDC)



CPU L3 Cache

0.0231um<sup>2</sup>/bit


HDC SRAM Density: 0.023um<sup>2</sup>/bit



HDC Macro Density: 32Mb/mm<sup>2</sup>

# Sram Density VS

VS SMIC N+2 and TSMC N5P

# CPU Die SRAM Density-END (VS SMICN+2)







SLC Sram Block

Size: 128KiB

0.045725mm<sup>2</sup>/128KiB

2,799.34KiB/mm<sup>2</sup>

# CPU Die SRAM Density-END (VS SMICN+2)



SLC Sram Block


Size: 128KiB  
0.045725mm<sup>2</sup>/128KiB  
2,799.34KiB/mm<sup>2</sup>

Sram bit cell by used: 36,400um<sup>2</sup>  
Proportion: 79.60%



Sram Bit cell Density: 0.03471um<sup>2</sup>/bit



Apple R1  
Technology: TSMC N5P



# CPU Die SRAM Density-END (VS TSMC N5 apple M2)




SLC Cache Sram Block

Size: 64KiB

0.015625mm<sup>2</sup>/64KiB

4096KiB/mm<sup>2</sup>




SLC Cache Sram Block

Size: 64KiB

0.015625mm<sup>2</sup>/64KiB

4096KiB/mm<sup>2</sup>




Sram bit cell by used: 12,100um<sup>2</sup>

Proportion: 77.44%

Sram Bit cell Density: 0.0231um<sup>2</sup>/bit



### APPLE R1 Sram



Made in TSMC N5P

SRAM Density: 0.023um<sup>2</sup>/bit  
Macro Density: 32Mb/mm<sup>2</sup>


### KunPeng 930 Sram



Same density and Same size


SRAM Density: 0.023um<sup>2</sup>/bit  
Macro Density: 32Mb/mm<sup>2</sup>





KunPeng 930

SRAM bit size: 0.021um<sup>2</sup>  
 SRAM Macro Density: 32Mbit/mm<sup>2</sup>





Based on my identification, I believe that Kunpeng 930 uses TSMC N5 family

# CPU Die Analyze

IO PHY

# CPU Die Analyze-DDR PHY





3 Channel DDR5  
3x 64Bit=192bit

6 Channel x 64Bit=384Bit  
2die x 6Channel x 64bit=768Bit


3 Channel DDR5  
3x 64Bit=192bit

With each of its two CPU dies featuring a 6-channel DDR5 PHY, the Kunpeng 930 supports up to 12 DDR5 channels with 768bit in total



On this board the KunPeng930 uses only 8 DDR5 Channel of its 12 DDR5 channels. Could future motherboards enable full channel support, or is this inherent to single-die CPU designs?

# CPU Die Analyze-DDR PHY



This chip have 6 DDR5 channels.

Memory Full area	47.2mm <sup>2</sup> (23.6mm <sup>2</sup> x2)
Memory PHY area	40.272mm <sup>2</sup>
Memory Control area	6.928mm <sup>2</sup> (3.464mm <sup>2</sup> x2)



DDR5 PHY Channel #1 area: 3.376mm<sup>2</sup>  
DDR5 PHY Channel #2 area: 3.378mm<sup>2</sup>  
DDR5 PHY Channel #3 area: 3.538mm<sup>2</sup>


DDR5 PHY Channel #4 area: 3.234mm<sup>2</sup>  
DDR5 PHY Channel #5 area: 3.238mm<sup>2</sup>  
DDR5 PHY Channel #6 area: 3.372mm<sup>2</sup>

DDR5 PHY Channel #7 area: 3.372mm<sup>2</sup>  
DDR5 PHY Channel #8 area: 3.238mm<sup>2</sup>  
DDR5 PHY Channel #9 area: 3.234mm<sup>2</sup>

DDR5 PHY Channel #10 area: 3.538mm<sup>2</sup>  
DDR5 PHY Channel #11 area: 3.378mm<sup>2</sup>  
DDR5 PHY Channel #12 area: 3.376mm<sup>2</sup>

# CPU Die Analyze-D2D PHY





Each CPU die has four sets of die-to-die interfaces.

Each long edge has two interfaces each with a 30-line PHY, likely 15-in, 15-out and traces of TSV.

